Description
Program verification obligations can be represented in an intermediate language for SMT-based reasoning. It is useful for researchers and tool builders who need a common target for proving program properties.
Verification tools depend on precise specifications and solver behavior. Treat successful proofs as part of a broader validation process, not a replacement for good tests and review.