Description
Digital hardware netlists from Yosys can become readable SVG schematics for review, documentation, or debugging. It helps hardware designers understand generated circuit structure without manually drawing the diagram.
The output is a visualization of the supplied netlist. It does not prove electrical correctness; designers should still use their normal synthesis and verification flow.