Description
Petri nets and asynchronous circuit models can be synthesized for research and engineering workflows. This command-line tool supports formal-model transformations used in concurrency and circuit design. It is aimed at researchers, students, and engineers working with those models.